You are here

Analysis of a High Performance DRAM/SRAM Memory Scheme for Fast Packet Buffers

TitleAnalysis of a High Performance DRAM/SRAM Memory Scheme for Fast Packet Buffers
Publication TypeConference Paper
Year of Publication2004
AuthorsMarch, M, García, J, Cerdà-Alabern, L, Corbal, J, Valero, M
Conference NameProc. of the First Workshop on Productivity and Performance in High-End Computing (WEPA-1), in conjunction with HPCA-10
Conference LocationMadrid, Spain